jinhong/YB_Platform
2
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
98 Commits 2 Branches 0 Tags
Commit Graph

63 Commits

Author SHA1 Message Date
Xianfeng Du
799a4cc99a Merge branch 'dev_ck_v2.1_EVMY_feature#1139#' into 'dev_ck_v2.1' 
UCP4008_SL_EVMY feature#1139#

See merge request ucp/driver/ucp4008_platform_spu!47
 2023-10-13 09:12:39 +00:00
xinxin.li
fabe631974 1. fix UCP4008_SL_EVMY feature#1139#; 
2. test case: case21, case34, case44, case49
3. modify jesd csu code;
4. modify jesd timer code.
 2023-10-13 17:11:53 +08:00
yanzhi.wang
97a9b2fc1c cpri 相关testcase入库 2023-10-13 17:01:49 +08:00
xinxin.li
2a9b479f2a 1. fix UCP4008_SL_EVMY bug#1133#; 
2. modify case44 data source(3.1a slot0);
3. test case : case21(CPRI/JESD), case44(7d2u/1d3u), case34.
 2023-10-13 09:20:52 +08:00
lishuang.xie
e34abce4e1 update New Feature#1113 
1. update component to week40
2. add new function smart_no_idle_sw_init
3. change name of smart_ddr_spinlock_init
4. change type of smart_task_del and smart_enable_q_nempty
5. if call smart_enable_q_nempty return faild, we'll call 8 times
6. if call smart_task_del return faild, we'll record
7. smart_reclaim_init_res() don't be called!!!
8. test:
   8.1 SPU(case14)+ARM(case3) :PASS
   8.2 SPU(case20)+ARM(case20):PASS
   8.3 SPU(case21)+ARM(case21):PASS
   8.4 SPU(case34)+ARM(case5) :PASS
   8.5 SPU(case44)+ARM(case5) :PASS
 2023-10-12 10:28:46 +08:00
huanfeng.wang
97d3801253 pcie场景增加case51,修改case14 feature enhancement#1110 2023-10-11 16:12:52 +08:00
huanfeng.wang
4b86608e44 解决平台log存储在rodata问题 2023-10-11 15:45:06 +08:00
yonglin.gui
7f00a0aa74 1 modify pcie test case to adapt new code architecher 
2 modify pcie log interface to reduce function stack size
 2023-10-08 18:02:38 +08:00
yonglin.gui
946789f001 修改pcie testcase，以适配新代码框架 2023-10-08 09:43:07 +08:00
xinxin.li
75cccffd10 1. add cpri map struct; 
2. modify struct stFrontHaulDrvPara;
 2023-09-27 20:29:13 +08:00
Xianfeng Du
273a7d8caf Merge branch 'dev_ck_v2.1_feature_UCP4008SL#1024' into 'dev_ck_v2.1' 
UCP4008_SL#1024# new feature;

See merge request ucp/driver/ucp4008_platform_spu!38
 2023-09-27 11:40:05 +00:00
xinxin.li
eb20c173aa 1. UCP4008_SL#1024# new feature; 
2. add function fronthaul_drv_cfg;
3. add jesd test case;
4. tested case: case21/case34/case44/case40/case43/case49
 2023-09-27 19:24:30 +08:00
lishuang.xie
4e29e7b2c7 update New Feature#1094# 
1. modify ape_top.s.c and phy_init.s.c
2. call phy's function Mem_Init() init the sm
3. testcase:
   3.1 spu(case34)+arm(case5): pass
   3.2 spu(case44)+arm(case5): pass
   3.3 spu(case21)+arm(case21):pass
   3.4 spu(case14)+arm(case3): pass
 2023-09-27 18:24:33 +08:00
xianfeng.du
89c3533c47 updated testcases/osp 34/44 2023-09-26 17:03:12 +08:00
xianfeng.du
bd48bbd1c3 refactored test architecture 2023-09-26 16:46:56 +08:00
xianfeng.du
1c6d162929 updated build.sh 2023-09-26 15:07:44 +08:00
yanzhi.wang
eac53151cf 1.add NR FDD 15K testcase80~83;2.add 25g testcase72;3.modify cpri map typedef 2023-09-26 09:49:01 +08:00
lishuang.xie
295a44d46b 1. fix Bug#1061 
2. fix Bug#1081
3. fix Bug#1079
4. update New Feature#945
5. component debug_init call in spu_lib_debug_init() functon
6. testcase:
   6.1 spu(case34)+arm(case5): pass
   6.2 spu(case44)+arm(case5): pass
   6.3 spu(case21)+arm(case21):pass
   6.4 spu(case14)+arm(case3): pass
 2023-09-25 09:46:27 +08:00
xinxin.li
a9180edc85 1.commit normalization drv version; 
2.add ecpri code;
3.test case: case34,case44,case21(CPRI/JESD mode)
 2023-09-22 19:47:02 +08:00
xinxin.li
f3ff36cc8c 1. JESD 9.8g, UCP4008_SL_EVB, new feature #1028; 
2. cell setup/delete bug, UCP4008_SL_EVB, bug #1071;
3. task delete bug when deleting cell, bug #1061;
4. delete board direction;
5. add some cell setup parameters for FDD mode extend
 2023-09-15 14:59:25 +08:00
Xianfeng Du
febc9a0439 Merge branch 'dev_ck_v2.1-GYL' into 'dev_ck_v2.1' 
删除了ul方向数据包是否及时被RC读取的判断---Bug #1051

See merge request ucp/driver/ucp4008_platform_spu!29
 2023-09-12 02:01:41 +00:00
huanfeng.wang
e659f4e069 平台log首次入库 2023-09-11 19:16:30 +08:00
yonglin.gui
842d1d638d 删除了ul方向数据包是否及时被RC读取的判断 2023-09-09 10:10:39 +08:00
lishuang.xie
bbf0b958cf merge branch dev_ck_v2.1_bug#1038# to dev_ck_v2.1 
1. update libhwque.a and hwque.h
2. pet_rfm1/ecs_rfm0/ecs_rfm1 main.c add call smart_hq_debug_init()
3. spu(case14)+arm(case3): pass
4. spu(case21)+arm(case21):pass
5. spu(case34)+arm(case0): pass
6. spu(case44)+arm(case0): pass
 2023-09-06 15:48:54 +08:00
xinxin.li
430c98b59a 1.delete the test code for cell build/delete in ECS_RFM1 main function; 
2.move check_phy_cell to mtimer_init4phy function;
3.delete jesd rx1 timer init;
4.delete some test code in the cpri/jesd timer isr function;
5.add some necessary function declaration in the interface folder;
6.test case: case21(cpri and jesd), case34, case44.
 2023-09-05 11:10:46 +08:00
lishuang.xie
974bd109b3 merge dev_ck_v2.1_feature#1019 to dev_ck_v2.1 
1. fix case14/case50/case51 for 8 apes apex_test_task_reg() by New Feature#1019
2. SPU(case34)+ARM(case0)  pass
3. SPU(case44)+ARM(case0)  pass
4. SPU(case21)+ARM(case21) pass
5. SPU(case14)+ARM(case3)  pass
 2023-08-28 17:29:23 +08:00
xinxin.li
f9960a4e8c 1. modify gpio funciton for jesd version; 
2. verified case: case21, case34, case44
 2023-08-26 12:36:10 +08:00
huanfeng.wang
235162cbcd 修改case20任务栈为2048 2023-08-25 16:49:46 +08:00
Xianfeng Du
e2aaa18c6f Merge branch 'dev_ck_v2.1_NewFeature#1006' into 'dev_ck_v2.1' 
1. update New Feature#1006

See merge request ucp/driver/ucp4008_platform_spu!22
 2023-08-24 01:02:11 +00:00
xianfeng.du
6e161824a6 updated the toolchain dir 2023-08-23 18:09:50 +08:00
lishuang.xie
b4919a9c92 1. update New Feature#1006 
2. modify case 0:  LTE 2 ape testcase(1 cell)
3. modify case 20: NR  4 ape testcase(1 cell)
4. modify case 21: NR  8 ape testcase(2 cell)
5. modify case 22: LTE 8 ape testcase(2 cell)
 2023-08-23 16:18:40 +08:00
xinxin.li
61a8435a6d > 1. 增加cpri模式，帧头提前2ms的功能，UCP4008-SL-EVB New Feature #926; 
> 2. 系统平台lib库更新；
> 3. 增加单模模式下，双小区的删建功能；
> 4. 回归测试case：case21/case22(NR15K)/case34/case37/case68(LTE)
 2023-08-18 20:30:52 +08:00
lishuang.xie
88d47d6557 1. pet rfm1 has no shell cmd, don't call spu_shell_task() 
2. update the spu_shell_task dadian's information
3. adjust the initialization: osp_var_init() should call before ape_stc_init()
 2023-08-14 16:14:57 +08:00
huanfeng.wang
a5340570ca 修改case51 rc oam环回测试 2023-08-09 16:34:11 +08:00
yonglin.gui
cf575de36e add RC control EP pcie log 2023-08-05 08:18:36 +08:00
xianfeng.du
9f74573a80 modified handshake bitmask 2023-08-03 20:48:13 +08:00
xianfeng.du
75c56173f1 fixed the handshake flow bug 2023-08-03 20:38:46 +08:00
xianfeng.du
f5ab763719 updated handshake flow for stack 2023-08-03 20:23:52 +08:00
Xianfeng Du
e0fbf114b5 Merge branch 'dev_ck_v2.1_bug#955#' into 'dev_ck_v2.1' 
fixed the bug#955#

See merge request ucp/driver/ucp4008_platform_spu!17
 2023-08-03 09:35:46 +00:00
Xianfeng Du
d85a69c0bc Merge branch 'dev_ck_v2.1-GYL' into 'dev_ck_v2.1' 
modify the pcie tranfic bug  ----Bug #953

See merge request ucp/driver/ucp4008_platform_spu!16
 2023-08-03 09:34:05 +00:00
liweihua
07c78c4cd7 fixed the bug#955# 2023-08-03 09:17:24 +08:00
yonglin.gui
99f4310ae8 modify the pcie tranfic bug 2023-08-02 17:55:39 +08:00
xianfeng.du
b16159b07a fixed msg_transfer issues 2023-08-02 09:09:41 +08:00
huanfeng.wang
5daef34d95 oam修改dm获取方式 2023-07-31 18:13:52 +08:00
xinxin.li
de7985feef UCP4008-SL-EVB Bug# 932, 修改stc定时点配置接口 2023-07-31 09:24:54 +08:00
Xianfeng Du
e4896d8e97 Merge branch 'dev_ck_v2.1-GYL' into 'dev_ck_v2.1' 
merge pcie code to v2.1

See merge request ucp/driver/ucp4008_platform_spu!12
 2023-07-27 19:03:03 +00:00
yonglin.gui
d7eb9d91d7 merge pcie code to v2.1 2023-07-27 18:46:09 +08:00
xinxin.li
119cf625a3 modify LTE cell setup process, bug# 847, UCP4008_SL; modify libinterrupt.a 2023-07-27 17:30:19 +08:00
Xianfeng Du
8dd4b80e63 Merge branch 'dev_ck_v2.1_xls_910_914' into 'dev_ck_v2.1' 
the shell task stack change 2048 to 4096

See merge request ucp/driver/ucp4008_platform_spu!9
 2023-07-26 09:08:43 +00:00
lishuang.xie
f800892a62 the shell task stack change 2048 to 4096 
some shell cmd callback define char too big
 2023-07-25 16:50:20 +08:00