2025-03-30 09:50:15 -07:00
|
|
|
//#ifndef REMOVE_MC_TEST
|
|
|
|
|
#ifndef CHANNELEQUIMPL_H_
|
|
|
|
|
#define CHANNELEQUIMPL_H_
|
|
|
|
|
#include "ucps2.h"
|
|
|
|
|
#include "stdio.h"
|
|
|
|
|
#include <Equalizer_1port.h>
|
|
|
|
|
#include <Fft4096Int32.h>
|
|
|
|
|
#include <IFFT4096.h>
|
|
|
|
|
#include "IFFT4096DataTurn.h"
|
|
|
|
|
#include "AddCP.h"
|
|
|
|
|
#include "ape_common.h"
|
|
|
|
|
#include "type_define.h"
|
2025-04-21 09:26:00 -07:00
|
|
|
#include "ByteCopy.h"
|
|
|
|
|
#include "common.h"
|
2025-05-27 10:22:07 -07:00
|
|
|
#include "AgcShiftForFftInt32.h"
|
2025-03-30 09:50:15 -07:00
|
|
|
|
|
|
|
|
void ChannelEquImpl(
|
|
|
|
|
int *CfgFft4096,
|
|
|
|
|
int *CfgEQ21Part1,
|
|
|
|
|
int *ConfigBaseAddr3,
|
|
|
|
|
int *CfgIFFT4096,
|
|
|
|
|
int *ConfigDataTurn,
|
|
|
|
|
int *ConfigAddCp,
|
2025-04-21 09:26:00 -07:00
|
|
|
int *CfgByteCopy,
|
2025-05-27 10:22:07 -07:00
|
|
|
int *CfgAgcShift,
|
2025-05-29 09:52:16 -07:00
|
|
|
int *CfgAgcMultiSym,
|
2025-03-30 09:50:15 -07:00
|
|
|
int *available_ptr_dm0,
|
|
|
|
|
int *available_ptr_dm1,
|
|
|
|
|
int *available_ptr_dm2,
|
|
|
|
|
int *available_ptr_dm3,
|
|
|
|
|
int *InChannelEst_ddr_ptr,
|
|
|
|
|
int *InData_ddr_ptr,
|
|
|
|
|
int *signal0, // DM2
|
|
|
|
|
int *InputNoise,
|
|
|
|
|
int *W4096, // DM2
|
|
|
|
|
int *CalAddr0,
|
|
|
|
|
int *CalAddr1,
|
|
|
|
|
int *CalAddr2,
|
|
|
|
|
int *Lut_phase,
|
2025-05-27 10:22:07 -07:00
|
|
|
int *AgcFactor,
|
2025-05-29 09:52:16 -07:00
|
|
|
int *Lut_agcMultiSymFactor,
|
2025-03-30 09:50:15 -07:00
|
|
|
int res_ptr
|
|
|
|
|
);
|
|
|
|
|
|
|
|
|
|
#endif //DEBUG_MC
|
