79 lines
2.2 KiB
ArmAsm
79 lines
2.2 KiB
ArmAsm
|
/*
|
||
|
|
* Cache maintenance
|
||
|
|
*
|
||
|
|
* Copyright (C) 2001 Deep Blue Solutions Ltd.
|
||
|
|
* Copyright (C) 2012 ARM Ltd.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify
|
||
|
|
* it under the terms of the GNU General Public License version 2 as
|
||
|
|
* published by the Free Software Foundation.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License
|
||
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <linux/errno.h>
|
||
|
|
#include <linux/linkage.h>
|
||
|
|
#include <linux/init.h>
|
||
|
|
//#include <asm/assembler.h>
|
||
|
|
#include <asm/alternative.h>
|
||
|
|
#include <asm/asm-uaccess.h>
|
||
|
|
|
||
|
|
/*
|
||
|
|
* dcache_line_size - get the safe D-cache line size across all CPUs
|
||
|
|
*/
|
||
|
|
.macro mydcache_line_size, reg, tmp
|
||
|
|
//read_ctr \tmp
|
||
|
|
mrs \tmp, ctr_el0
|
||
|
|
ubfm \tmp, \tmp, #16, #19 // cache line size encoding
|
||
|
|
mov \reg, #4 // bytes per word
|
||
|
|
lsl \reg, \reg, \tmp // actual cache line size
|
||
|
|
.endm
|
||
|
|
|
||
|
|
/*
|
||
|
|
* __inval_dcache_area(kaddr, size)
|
||
|
|
*
|
||
|
|
* Ensure that any D-cache lines for the interval [kaddr, kaddr+size)
|
||
|
|
* are invalidated. Any partial lines at the ends of the interval are
|
||
|
|
* also cleaned to PoC to prevent data loss.
|
||
|
|
*
|
||
|
|
* - kaddr - kernel address
|
||
|
|
* - size - size in question
|
||
|
|
*/
|
||
|
|
SYM_FUNC_START(__myinval_dcache_area)
|
||
|
|
/* FALLTHROUGH */
|
||
|
|
/*
|
||
|
|
* __dma_inv_area(start, size)
|
||
|
|
* - start - virtual start address of region
|
||
|
|
* - size - size in question
|
||
|
|
*/
|
||
|
|
__mydma_inv_area:
|
||
|
|
add x1, x1, x0
|
||
|
|
mydcache_line_size x2, x3
|
||
|
|
sub x3, x2, #1
|
||
|
|
tst x1, x3 // end cache line aligned?
|
||
|
|
bic x1, x1, x3
|
||
|
|
b.eq 1f
|
||
|
|
dc civac, x1 // clean & invalidate D / U line
|
||
|
|
1: tst x0, x3 // start cache line aligned?
|
||
|
|
bic x0, x0, x3
|
||
|
|
b.eq 2f
|
||
|
|
dc civac, x0 // clean & invalidate D / U line
|
||
|
|
b 3f
|
||
|
|
2: dc ivac, x0 // invalidate D / U line
|
||
|
|
3: add x0, x0, x2
|
||
|
|
cmp x0, x1
|
||
|
|
b.lo 2b
|
||
|
|
dsb sy
|
||
|
|
ret
|
||
|
|
//ENDPIPROC(__myinval_dcache_area)
|
||
|
|
//SYM_FUNC_END(__mydma_inv_area)
|
||
|
|
SYM_FUNC_END(__myinval_dcache_area)
|
||
|
|
|
||
|
|
|