128 lines
2.7 KiB
JSON
128 lines
2.7 KiB
JSON
|
{
|
||
|
|
"common": {
|
||
|
|
"board": "EVMT",
|
||
|
|
"version": 2,
|
||
|
|
"maxCh": 4,
|
||
|
|
"devClkSrc": 2,
|
||
|
|
"uldelay": 0,
|
||
|
|
"dldelay": 0,
|
||
|
|
"lvdsCoupling": "AC"
|
||
|
|
},
|
||
|
|
"config": [{
|
||
|
|
"tx_trx_port": 3,
|
||
|
|
"tx_trx_pin": 5,
|
||
|
|
"tx_trx_enableLevel": 1,
|
||
|
|
"tx_rf_port": 3,
|
||
|
|
"tx_rf_pin": 17,
|
||
|
|
"tx_rf_enableLevel": 1,
|
||
|
|
"tx_sw_port": 0,
|
||
|
|
"tx_sw_pin": 0,
|
||
|
|
"tx_sw_enableLevel": 0,
|
||
|
|
"rx_trx_port": 3,
|
||
|
|
"rx_trx_pin": 9,
|
||
|
|
"rx_trx_enableLevel": 1,
|
||
|
|
"rx_rf_port": 3,
|
||
|
|
"rx_rf_pin": 26,
|
||
|
|
"rx_rf_enableLevel": 2,
|
||
|
|
"rx_sw_port": 0,
|
||
|
|
"rx_sw_pin": 0,
|
||
|
|
"rx_sw_enableLevel": 0,
|
||
|
|
"orx_trx_port": 3,
|
||
|
|
"orx_trx_pin": 13,
|
||
|
|
"orx_trx_enableLevel": 1,
|
||
|
|
"orx_rf_port": 3,
|
||
|
|
"orx_rf_pin": 1,
|
||
|
|
"orx_rf_enableLevel": 1,
|
||
|
|
"orx_sw_port": 0,
|
||
|
|
"orx_sw_pin": 0,
|
||
|
|
"orx_sw_enableLevel": 0
|
||
|
|
}, {
|
||
|
|
"tx_trx_port": 3,
|
||
|
|
"tx_trx_pin": 4,
|
||
|
|
"tx_trx_enableLevel": 1,
|
||
|
|
"tx_rf_port": 3,
|
||
|
|
"tx_rf_pin": 16,
|
||
|
|
"tx_rf_enableLevel": 1,
|
||
|
|
"tx_sw_port": 0,
|
||
|
|
"tx_sw_pin": 0,
|
||
|
|
"tx_sw_enableLevel": 0,
|
||
|
|
"rx_trx_port": 3,
|
||
|
|
"rx_trx_pin": 8,
|
||
|
|
"rx_trx_enableLevel": 1,
|
||
|
|
"rx_rf_port": 3,
|
||
|
|
"rx_rf_pin": 26,
|
||
|
|
"rx_rf_enableLevel": 2,
|
||
|
|
"rx_sw_port": 0,
|
||
|
|
"rx_sw_pin": 0,
|
||
|
|
"rx_sw_enableLevel": 0,
|
||
|
|
"orx_trx_port": 3,
|
||
|
|
"orx_trx_pin": 12,
|
||
|
|
"orx_trx_enableLevel": 1,
|
||
|
|
"orx_rf_port": 3,
|
||
|
|
"orx_rf_pin": 0,
|
||
|
|
"orx_rf_enableLevel": 1,
|
||
|
|
"orx_sw_port": 0,
|
||
|
|
"orx_sw_pin": 0,
|
||
|
|
"orx_sw_enableLevel": 0
|
||
|
|
}, {
|
||
|
|
"tx_trx_port": 3,
|
||
|
|
"tx_trx_pin": 7,
|
||
|
|
"tx_trx_enableLevel": 1,
|
||
|
|
"tx_rf_port": 3,
|
||
|
|
"tx_rf_pin": 19,
|
||
|
|
"tx_rf_enableLevel": 1,
|
||
|
|
"tx_sw_port": 0,
|
||
|
|
"tx_sw_pin": 0,
|
||
|
|
"tx_sw_enableLevel": 0,
|
||
|
|
"rx_trx_port": 3,
|
||
|
|
"rx_trx_pin": 11,
|
||
|
|
"rx_trx_enableLevel": 1,
|
||
|
|
"rx_rf_port": 3,
|
||
|
|
"rx_rf_pin": 27,
|
||
|
|
"rx_rf_enableLevel": 2,
|
||
|
|
"rx_sw_port": 0,
|
||
|
|
"rx_sw_pin": 0,
|
||
|
|
"rx_sw_enableLevel": 0,
|
||
|
|
"orx_trx_port": 3,
|
||
|
|
"orx_trx_pin": 15,
|
||
|
|
"orx_trx_enableLevel": 1,
|
||
|
|
"orx_rf_port": 0,
|
||
|
|
"orx_rf_pin": 0,
|
||
|
|
"orx_rf_enableLevel": 0,
|
||
|
|
"orx_sw_port": 0,
|
||
|
|
"orx_sw_pin": 0,
|
||
|
|
"orx_sw_enableLevel": 0
|
||
|
|
}, {
|
||
|
|
"tx_trx_port": 3,
|
||
|
|
"tx_trx_pin": 6,
|
||
|
|
"tx_trx_enableLevel": 1,
|
||
|
|
"tx_rf_port": 3,
|
||
|
|
"tx_rf_pin": 18,
|
||
|
|
"tx_rf_enableLevel": 1,
|
||
|
|
"tx_sw_port": 0,
|
||
|
|
"tx_sw_pin": 0,
|
||
|
|
"tx_sw_enableLevel": 0,
|
||
|
|
"rx_trx_port": 3,
|
||
|
|
"rx_trx_pin": 10,
|
||
|
|
"rx_trx_enableLevel": 1,
|
||
|
|
"rx_rf_port": 3,
|
||
|
|
"rx_rf_pin": 27,
|
||
|
|
"rx_rf_enableLevel": 2,
|
||
|
|
"rx_sw_port": 0,
|
||
|
|
"rx_sw_pin": 0,
|
||
|
|
"rx_sw_enableLevel": 0,
|
||
|
|
"orx_trx_port": 3,
|
||
|
|
"orx_trx_pin": 14,
|
||
|
|
"orx_trx_enableLevel": 1,
|
||
|
|
"orx_rf_port": 0,
|
||
|
|
"orx_rf_pin": 0,
|
||
|
|
"orx_rf_enableLevel": 0,
|
||
|
|
"orx_sw_port": 0,
|
||
|
|
"orx_sw_pin": 0,
|
||
|
|
"orx_sw_enableLevel": 0
|
||
|
|
}, {
|
||
|
|
"triger_port": 3,
|
||
|
|
"triger_pin": 28,
|
||
|
|
"triger_enableLevel": 1
|
||
|
|
}]
|
||
|
|
}
|