qieyuan/yb_arm
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

feat: 🚑 合并arm驱动更新

Browse Source
This commit is contained in:
yuanQie 2025-06-09 17:17:31 +08:00
parent b15e5a004b
commit ba33f7e6d0
23 changed files with 1506 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
driver/rfic/rf/adrv9025/c_src/app/example/adi_adrv9025Lib.c
View File

@ -2333,15 +2333,14 @@ int32_t adrv9025_init(uint64_t txLo, uint64_t rxLo, uint16_t initAtt, uint16_t i
UCP_API_GPIO_OrxOn();
UCP_API_GPIO_Tx();
serdesCal.calMask = (0x00000800U);
serdesCal.warmBoot = 0;
serdesCal.channelMask = 0x01;
//adrv9025_spiRxTxEnableSet(ADI_ADRV9025_ORX1, ADI_ADRV9025_TX1);
adrv9025_spiRxTxEnableSet(ADI_ADRV9025_RX1 | ADI_ADRV9025_ORX1, ADI_ADRV9025_TX1);
adrv9025_spiRxTxEnableSet(ADI_ADRV9025_RX1 | ADI_ADRV9025_ORX1, ADI_ADRV9025_TX1);
adi_adrv9025_InitCalsRun(adrv9025Device, &serdesCal);
adi_adrv9025_InitCalsWait(adrv9025Device, 60000, &errFlags);
UCP_API_GPIO_Off();
//------------------------------------------------

2
driver/rfic/rf/adrv9025/c_src/app/example/initdata.h
View File

@ -42,6 +42,8 @@ extern "C" {
extern adi_adrv9025_PostMcsInit_t devicePostMcsInitInst_122_88M_8_11008G;
extern adi_adrv9025_Init_t deviceInitInst_122_88M_4_9152G_FDD2ANT;
extern adi_adrv9025_PostMcsInit_t devicePostMcsInitInst_122_88M_4_9152G_FDD2ANT;
extern adi_adrv9025_Init_t deviceInitInst_245_76M_9_8304G_FDD1ANT;
extern adi_adrv9025_PostMcsInit_t devicePostMcsInitInst_245_76M_9_8304G_FDD1ANT;
#ifdef __cplusplus
}

1354
driver/rfic/rf/adrv9025/c_src/app/example/initdata_204B_245.76M_9.8304G_FDD1ANT.c Normal file
View File

File diff suppressed because it is too large Load Diff

2
driver/rfic/rf/api/src/ucp_api_rfic.c
View File

@ -30,6 +30,7 @@ extern ucp_jesd_Init_t ucpJesdInitInstLte2Ant;
extern ucp_jesd_Init_t ucpJesdInitInstLte4Ant;
extern ucp_jesd_Init_t ucpJesdInitInstNr_orx;
extern ucp_jesd_Init_t ucpJesdInitInstNr204C;
extern ucp_jesd_Init_t ucpJesdInitInstNrBw200MFdd1Ant;
typedef struct tRficConfigList {
char *item;
@ -64,6 +65,7 @@ tRficConfigList_t gRficConfigList[] = {
{"61.44M/50M/4ANT/FDD/NORX/204B", CFG_SAMPLERATE_61_44MHZ, CFG_BW_50MHZ, CFG_4ANT, CFG_FDD, CFG_NORX, CFG_204B, (void*)&ucpJesdInitInstLte4Ant, (void*)&deviceInitInst_61_44M_4_9152G_FDD4ANT, (void*)&devicePostMcsInitInst_61_44M_4_9152G_FDD4ANT},
{"122.88M/100M/4ANT/TDD/NORX/204C", CFG_SAMPLERATE_122_88MHZ, CFG_BW_100MHZ, CFG_4ANT, CFG_TDD, CFG_NORX, CFG_204C, (void*)&ucpJesdInitInstNr204C, (void*)&deviceInitInst_122_88M_8_11008G, (void*)&devicePostMcsInitInst_122_88M_8_11008G},
{"122.88M/240M/4ANT/TDD/NORX/204B", CFG_SAMPLERATE_122_88MHZ, CFG_BW_240MHZ, CFG_4ANT, CFG_TDD, CFG_NORX, CFG_204B, (void*)&ucpJesdInitInstNr_bandwidth200M, (void*)&deviceInitInst_240M, (void*)&devicePostMcsInitInst_240M},
{"245.76M/200M/1ANT/FDD/NORX/204B", CFG_SAMPLERATE_245_76MHZ, CFG_BW_200MHZ, CFG_1ANT, CFG_FDD, CFG_NORX, CFG_204B, (void*)&ucpJesdInitInstNrBw200MFdd1Ant, (void*)&deviceInitInst_245_76M_9_8304G_FDD1ANT, (void*)&devicePostMcsInitInst_245_76M_9_8304G_FDD1ANT}
};
static uint8_t gBoardType = HW_UNKNOW;

47
driver/rfic/rf/api/src/ucp_jesd_initdata.c
View File

@ -344,4 +344,51 @@ ucp_jesd_Init_t ucpJesdInitInstNr204C =
}
};
ucp_jesd_Init_t ucpJesdInitInstNrBw200MFdd1Ant =
{
{ // common
122880, // devClock_kHz;
0, // enableJesd204C;
1 // jesdSubClass;
},
{ // framer
1, // enable;
245760, // sampleClock_kHz;
2, // jesd204M
32, // jesd204K
4, // jesd204F
16, // jesd204Np
0, // jesd204E
1, // scramble
1, // serializerLanesEnabled
0 // syncbOutSelect
},
{ // deframer
{ // deframer[0]
1, // enable
245760, // sampleClock_kHz;
2, // jesd204M
32, // jesd204K
4, // jesd204F
16, // jesd204Np
0, // jesd204E
1, // scramble
1, // deserializerLanesEnabled
0 // syncbOutSelect
},
{ // deframer[1]
0, // enable
245760, // sampleClock_kHz;
0, // jesd204M
0, // jesd204K
0, // jesd204F
0, // jesd204Np
0, // jesd204E
0, // scramble
0, // deserializerLanesEnabled
1 // syncbOutSelect
}
}
};

2
driver/rfic/rf/demo/rfic.c
View File

@ -57,11 +57,13 @@ int32_t main(int32_t argc, char* argv[])
{
UCP_API_GPIO_Tx();
adrv9025_tone(1);
printf("adrv9025/6 tone\n");
}
if (!strcmp("rssi", argv[1]))
{
UCP_API_GPIO_Rx();
printf("adrv9025/6 rssi\n");
ad9025_rssi();
}

BIN
driver/rfic/rf/demo/rfic.o
View File

Binary file not shown.

BIN
driver/rfic/rf/out/app/rfic.out
View File

Binary file not shown.

BIN
driver/rfic/rf/out/jesd/libjesd.a
View File

Binary file not shown.

47
driver/rfic/rf/out/jesd/ucp_jesd_initdata.c
View File

@ -344,4 +344,51 @@ ucp_jesd_Init_t ucpJesdInitInstNr204C =
}
};
ucp_jesd_Init_t ucpJesdInitInstNrBw200MFdd1Ant =
{
{ // common
122880, // devClock_kHz;
0, // enableJesd204C;
1 // jesdSubClass;
},
{ // framer
1, // enable;
245760, // sampleClock_kHz;
2, // jesd204M
32, // jesd204K
4, // jesd204F
16, // jesd204Np
0, // jesd204E
1, // scramble
1, // serializerLanesEnabled
0 // syncbOutSelect
},
{ // deframer
{ // deframer[0]
1, // enable
245760, // sampleClock_kHz;
2, // jesd204M
32, // jesd204K
4, // jesd204F
16, // jesd204Np
0, // jesd204E
1, // scramble
1, // deserializerLanesEnabled
0 // syncbOutSelect
},
{ // deframer[1]
0, // enable
245760, // sampleClock_kHz;
0, // jesd204M
0, // jesd204K
0, // jesd204F
0, // jesd204Np
0, // jesd204E
0, // scramble
0, // deserializerLanesEnabled
1 // syncbOutSelect
}
}
};

BIN
driver/rfic/rf/out/obj/adi_adrv9025Lib.o
View File

Binary file not shown.

BIN
driver/rfic/rf/out/obj/initdata_204B_245.76M_9.8304G_FDD1ANT.o Normal file
View File

Binary file not shown.

BIN
driver/rfic/rf/out/obj/ucp_api_jesd.o
View File

Binary file not shown.

BIN
driver/rfic/rf/out/obj/ucp_api_rfic.o
View File

Binary file not shown.

BIN
driver/rfic/rf/out/obj/ucp_jesd.o
View File

Binary file not shown.

BIN
driver/rfic/rf/out/obj/ucp_jesd_initdata.o
View File

Binary file not shown.

BIN
driver/rfic/rf/out/rfic/librfic.a
View File

Binary file not shown.

47
driver/rfic/rf/out/rfic/ucp_jesd_initdata.c
View File

@ -344,4 +344,51 @@ ucp_jesd_Init_t ucpJesdInitInstNr204C =
}
};
ucp_jesd_Init_t ucpJesdInitInstNrBw200MFdd1Ant =
{
{ // common
122880, // devClock_kHz;
0, // enableJesd204C;
1 // jesdSubClass;
},
{ // framer
1, // enable;
245760, // sampleClock_kHz;
2, // jesd204M
32, // jesd204K
4, // jesd204F
16, // jesd204Np
0, // jesd204E
1, // scramble
1, // serializerLanesEnabled
0 // syncbOutSelect
},
{ // deframer
{ // deframer[0]
1, // enable
245760, // sampleClock_kHz;
2, // jesd204M
32, // jesd204K
4, // jesd204F
16, // jesd204Np
0, // jesd204E
1, // scramble
1, // deserializerLanesEnabled
0 // syncbOutSelect
},
{ // deframer[1]
0, // enable
245760, // sampleClock_kHz;
0, // jesd204M
0, // jesd204K
0, // jesd204F
0, // jesd204Np
0, // jesd204E
0, // scramble
0, // deserializerLanesEnabled
1 // syncbOutSelect
}
}
};

BIN
driver/rfic/rf/ucp/libjesd.a
View File

Binary file not shown.

BIN
driver/rfic/ucp/api/src/ucp_api_jesd.o
View File

Binary file not shown.

4
driver/rfic/ucp/base/src/ucp_jesd.c
View File

@ -1285,7 +1285,7 @@ static void ucp4008_jesd_calLarate (ucp_jesd_Init_t *setting)
setting->deframer[0].sampleClock_kHz*0.001,
samClk*0.000001, samClkFactor,
chaClk*0.000001, chaClkFactor,
sampleFactor[1]);
sampleFactor[0]);
}
jesd204L = GetL(setting->deframer[1].deserializerLanesEnabled);
@ -1308,7 +1308,7 @@ static void ucp4008_jesd_calLarate (ucp_jesd_Init_t *setting)
setting->deframer[1].sampleClock_kHz*0.001,
samClk*0.000001, samClkFactor,
chaClk*0.000001, chaClkFactor,
sampleFactor[0]);
sampleFactor[1]);
}
}

BIN
driver/rfic/ucp/base/src/ucp_jesd.o
View File

Binary file not shown.

BIN
driver/rfic/ucp/libjesd.a
View File

Binary file not shown.